The concept of a pseudo-exhaustive test for sequential circuits is introduced in a similar way as it is used for combinational networks. Instead of test sets one has to apply pseudoexhaustive test sequences of a limited length, which provides well-known benefits as far as faultcoverage, self-test capability and simplicity of test generation are concerned.
. Introduction
In [McBo81] , [McC184] the pseudo-exhaustive test has been proposed in order to reduce the costs of test pattern generation and test application. For a primary output o of a combinational circuit, the cone C, is the subcircuit containing all predecessors of o (figure 1). A cone is tested by applying all possible patterns at its primary inputs. The total number of all these patterns is smaller than an exhaustive test, if the cones are sufficiently small. An obvious advantage of this test strategy is the high fault coverage, within a cone a l l combinationally faulty functions are detected. A faulty sequential behavior induced by stuck-open faults can be detected by applying special pattern sequences as described in [wuHe88] . Moreover the pseudo-exhaustive test sets can be generated by special feedback' shift-registers [WaMc86], [Aker85], [Ude186] , which may be used as a selftest technique or for an external low-cost test. A similar approach is possible for CMOS-faults WuHe883.
In this paper, we extend the approach to sequential circuits. Using Roth's notation of time frames, a sequential circuit is transformed into a combinational representation [Roth78] . Its size increases linearly with respect to the circuit size if the dataflow graph of the circuit does not contain any cycles (Wu891, [Kunz89] ). Often the data-flow part of the circuit is acyclic by itself, otherwise some flipflops must be included into a partial scan path ([Tris83] , [Agra88], [Kunz89] ). To obtain a pseudoexhaustive test, we generate a pseudo-exhaustive test set for the combinational representation, and transform these pattern sets into the respective sequences for the original sequential circuit.
A pseudo-exhaustive test of the combinational representation is not applicable, if a primary output depends on a very large number of primary inputs. In the approach presented, this problem is solved by hardware segmentation, where additional segmentation cells are used to logically disconnect some circuit lines in the test mode.
A uniform technique is presented integrating the partial scan design and the segmentation of a sequential network in a similar way as proposed in [HeWu88] . Examples show that the additional silicon area needed for the partial scan path and the segmentation cells together is less than the overhead for a complete scan path. As an additional advantage we have complete fault coverage without expensive test pattern generation.
After this introductory section, we sketch some basic graph theoretical definitions and facts, which are necessary for our way of circuit modeling. In section 3 we present the cells necessary for the design of pseudoexhaustively testable circuits. Besides the well-known LSSD-latches, these are the segmentation cells already mentioned. In section 4 we discuss placement-algorithms which make a pseudo-exhaustive test feasible using a minimum number of these cells.
In section 5 we discuss pseudo-exhaustive test sequences. The sequences can be generated by linear feedback shift-registers (LFSR) in a similar way as proposed for combinational networks [BARZ83]. Finally we present some examples.
. Circuit modeling and restrictions
We assume that the sequential circuits are described at gate level, and that the following resmctions are fulfilled:
The circuits are purely synchronous. Only D-flipflops are used. The D-flipflops can be augmented according to the rules of either level-sensitive or edge triggered scan-design (LSSD, ETSD).
Such a circuit is modeled by a graph: We only deal with consistent circuit graphs. Only the topology of the storage elements Vs determines the test length. It is described by the so-called S-graph:
Definition 6: Let Gci := (Vci,Eci) be a circuit graph with Vci := V~U V~~U I~~ and 0". Its S-graph Gs := (Vs,Es) is de-FiPure 2; Example circuit. The approach presented is valid for circuits, where the S-graph does not contain any cycles. Every S-graph can be made acyclic by integrating some of the flipflops into an incomplete scanpath. For instance, if in the example circuit flipflop K12 were a scan path element, then the resulting circuit graph would be acyclic (figure 5). n Figure 5 : Acyclic circuit graph.
The pseudo-exhaustive test of sequential circuits requires the application of pattern sequences instead of single patterns. Using Roth's notation of time-frames, copies of the combinational part of the circuit are generated, and the number of time-frames corresponds to the length of the test sequences. We modify this approach, such that at each time step we only copy the small part of the combinational circuit that is actually needed for fault detection. In order to describe our solutions exactly, some more graph-theoretical definitions are required:
Definition 9: Let G := (V,E) be an S-graph with sequential nodes Vs, outputs 0 and inputs I. Its back-trace function P is P: P(Vsu1) -P P(Vsu1); P O := UWpd(w).
WE
The nodes of a subset Wtc V have defined values at time step t,
if the nodes Wt-1 := P(Wt) have defined values at time step t-1, and we can use this notation for state back-tracing.
Observation I: rank(G) = r. Then Pr(Vsu1) C I.
Let G := (V,E) be an acyclic S-graph with
Corollary: reachable at all.
Every state is reachable within r steps, if it is Definition 10: Let Gs := (Vs,Es) be an acyclic S-graph with rank r, and let Gci := (Vci,Eci) be its circuit graph. Set
IQ to u1 and 0 n V s = (~,~1 ) ) ) U W U 0, and for 0 I t < r:
Wt := P(wt+l), v1 := (vcVci I 3u*Wt 3 u l~W~+ l (vful is member of a path w from IQ to ul and wnVs=(ug,ul))) U Wt.
The combinutionul representarion of Gci is the graph If a cone CO of the combinational representation has e primary inputs, it is tested exhaustively by 2e patterns. Each pattern is mapped to a sequence of the maximal length r in the original circuit. Thus the length of the pseudo-exhaustive test sequence is bounded by r-2c. In section 5 we discuss some further compactions.
This approach is applicable to all fault models concerning the combinational function of a single or of multiple nodes. If the design is irredundant, a complete fault coverage is obtained. Faults affecting the topology of the S-graph are not guaranteed to be detected. Bridges might connect various cones, and they are hard to detect in purely combinational circuits, too [ArMc84].
. Devices supporting the pseudo-exhaustive test
A pseudo-exhaustive test is only feasible, if the corresponding S-graph is acyclic, and if each cone of the combinational representation only has a limited number of inputs. The first condition can be satisfied by integrating some flipflops or latches into a partial scan path P extending the well-known LSSD-rules [EiWi77]. This results in the circuit structure of figure 7. In order to keep the hardware overhead small, the size of P should be minimal. In order to fulfill the second requirement, some nodes within the sequential network have to be cut such that they are directly accessible. This way new pseudoprimary inputs pi and outputs po are introduced to replace a cut node v (figure 8).
Fieure 8: Cut of a node v.
If node v conresponds to a latch in the original network, it is cut easily by its integration into the partial scan path. For the general case multiplexer partitioning has been proposed originally [McBo81] , which has some serious drawbacks with regard to area, speed, test control, and fault coverage [HeWu88]. They are avoided by the use of segmentation cells (figure 9). In [Bhat86] unmodified latches have been proposed for segmentation purposes. But this alters the clocking scheme, and the speed of the entire circuit is slowed down. For this reason, we use the more sophisticated cell shown in figure 10. In system mode S = 1 is asserted so that D and Q are directly connected. For S = 0 the cell works like the usual LSSD LI(L2*)-latch with data-input D, clock CLK, shift input SDI and shift-clock A@).
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r -Q SDI SDO Segmentation cell.
These cells are added to the partial scan path, but they do not affect the system operation of the circuit (figure 11). In the next section, we discuss how to place the directly accessible latches and segmentation cells.
. Design algorithms
The following modifications of a design are required to realize a pseudeexhaustive test strategy:
One easily verifies that for v,w E V the cuts are independent of theirorder,G[,)(,) =G~,)(,).Thus wecandefine: The solution of subproblem b) is more complicated. First we explain how to segment purely combinational circuits, and then we extend this approach to general combinational represen-A small number of latches must be integrated into a partial scan path in order to obtain an acyclic S-graph.
A minimal number of lines within the original circuit must be cut, in order to obtain small sets of inputs of the cones within the combinational representation. Since the integration of an existing latch into the scan path requires less hardware overhead than adding a new segmentation cell, cutting nodes corresponding to latches is given preference.
tations.
Definition 23: Let E = @,E) be a combinational representation, and let VE v. The natural the dependence level of v. Now we can state the segmentation problem of combinational circuits exactly:
Problem OCS (Optimal Circuit Segmentation): Let
Now we want to describe these tasks in graph theoretical terms.
(V,E) be a circuit graph of a combinational circuit, and klN. Is For any cut along W, d(v) I e in Gw can be checked in nearly linear time. Generating and checking all 21"' cuts would take ex-
ponential effort. Unfortunately, we cannot expect an algorithm of a better worst case complexity, since OCS is np-complete for e > 2. A complex proof of this theorem is found in [Bhat86], a shorter reduction in [HeWu89].
As OCS is np-complete, we refrain from looking for minimal solutions, but present some efficient heuristics. Dealing with general combinational representations is even more complex, since one physical cut of the circuit corresponds to multiple cuts in various time frames. The search is started at Q = 0. One branches from Z to a Z1 E (zl(Z,k) E &), preferably cutting lines corresponding to latches or flipflops in order to reduce the hardware overhead, until an admissible state Z is reached. The results of this process are presented in section 6.
fist violation f v i n G &re 12; Example for e = 3. For the example circuit of figure 2 and e = 3, the algorithm needs two steps to determine a solution for OCRS. This is illustrated in figure 13 showing the combinational representation of the circuit with an enumeration according to the signal flow.
In the fist step, node 14 is the fist violation and the two equivalent nodes 12 and 13 are chosen to be cut. In the second step the f i s t violation is node 22 and the algorithm decides to cut node 20. Nodes 12 and 13 correspond to node K2 in the original circuit and node 20 corresponds to K7. As both K2 and K7 are flip-flops, they simply have to be integrated into the partial scan path.
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Inputs Outputs
Gates Flipflops  83  55  1675  239  43  26  993  183  36  73  1428  136 Since K12 has been cut before to guarantee an acyclic S-graph, there are altogether 3 of 5 flip-flops in the partial scan path. Figure 14 shows the resulting circuit Integration into partial scan It should be noted, that not for the entire set IxT values are defined in S@). This can be used for pattern compaction.
A further compaction is possible, if some sequences have common parts, e. g. the last patterns of sequence S(p1) are identical to the first of S(pz). These merged sequences can be generated with the help of cyclic codes by feedback shift registers, supporting a lowcost external test or a self-test. The details are beyond the scope of this paper, which aims at establishing a linear bound on the length of the pseudeexhaustive test sequence.
Let 0 c V be the set of primary and pseudo-primary outputs of the sequential network. Each output function of o E 0 is tested by at most 28 patterns in the combinational representation. Hence the size of the pseudo-exhaustive test set is bounded by 101.28. Each pattern is mapped to a sequence of at most length r := rank(G), hence the entire pseudo-exhaustive test sequence is bounded by r.IOI.2e.
. Examples
We discuss three examples: the operation unit of the signal processor (SP) proposed in [Blan84], a multiplier presented in [Gutb88], and a PROLOG-coprocessor (PP) [Habe87].
The unmodified circuits are very hard to test, which is proven with the help of the program LASAR [LASA85]. Fault coverages obtained after 3600 seconds of computing time are listed below.
First, we have selected a small number of flipflops in order to obtain acyclic S-graphs (table 3) .
PP

(20.6 %)
For these modified circuits, we have generated the combinational representation. The representations have been segmented by the algorithms described, where the maximal number of inputs to a cone has been varied from e = 20 to e = 12. The required test sizes are between some millions and a few thousands of patterns, which is competitive with a usual deterministic test.
In the table below we distinguish between cuts of flipflops resulting in additional scan path elements and other cuts requiring more expensive segmentation cells. Also with respect to the number of necessary segmentation cells the partial scan design is in most cases superior to the complete scan path. This is due to the fact that the integration of a complete scan path in general does not provide a pseudoexhaustively testable circuit. Additional segmentation cells are necessary. Table 5 shows the number of segmentation cells required for an efficient pseudo-exhaustive test based on a complete and on a partial scan design. The new concept of a pseudo-exhaustive test of sequential circuits has been introduced. Some flipflops and latches are integrated into an incomplete scan path, such that each possible state of the circuit is reachable within a few steps. Some more flipflops and some new segmentation cells are added to the partial scan path in order to make a pseudo-exhaustive test feasible. Algorithms have been presented for placing these devices automatically. 
Paper 2.2
The analyzed examples show that a conventional complete scan path without additional testability features requires more hardware overhead than the presented test strategy which retains all the known benefits of a pseudoexhaustive test. 
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